

IH110MS

Version : 1.0

CPU :

Intel Skylake-S

System Chipset :

Intel Skylake-H Chipset

On Board Chipset :

IMVP8 -- NCP81203+NCP5230 6Phase
Gigabit LAN -- RTL8111GN Co-lay RTL8111E-VC
HDA Codec -- Realtek ALC662VD
Super I/O --IT8625E
SPI Flash 64Mb


Main Memory :

2 Channel DDR 4 * 2 (Max 16GB)

Expansion Slot :

PCI Express x16 Slot * 1
PCI Express x1 Slot * 2
PCI Slot * 1

lenovo



Vinafix


Slot Sequence:

PCIE X16


PCIE X1


PCIE X1


PCI




RESET MAP









Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4



Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4










Except these ports that has annotation, all rest are PCIe port


USB 5/6/7/8/9
PCIe 11/17/18/19/20
Above ports are disabled










PCI EXPRESS X16 SLOT




PCI EXPRESS x1-PORT



PCI EXPRESS x1-PORT






AD[31..0] <<> AD[31..0] 15
C_BE#[3..0] <<> C_BE#[3..0] 15


IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

PCI PULL-UP / DOWN RESISTORS








PCI slot

+3VSB	(wake)	- 375mA
+3VSB	(no wake)	- 20mA
+3.3V		- 7.6A
+5V		- 5A
+12V		- 0.5A





Title PCI Slot		
Size	Document Number IH110M	Rev 1.0
Date:	Thursday, July 09, 2015	Sheet 16 of 43













CPU FAN /SYSTEM FAN /POWER FAN







Front Panel USB Connector For USB Port 2 / 3







Front Panel USB Connector For USB Port 3 / 4







Front Panel USB Connector For USB Port 3 / 4





Front Panel USB Connector For USB Port 3 / 4



Front Panel USB Connector For USB Port 3 / 4



Front Panel USB Connector For USB Port 3 / 4




Front Panel USB Connector For USB Port 3 / 4




Front Panel USB Connector For USB Port 3 / 4












Display Port




HDMI Port







COM Port and Pin Header




SIO Pin Strap

The schematic diagram illustrates the connection between a USB port and an RS-485 network. Key components include a MAX3232CPE USB-to-UART bridge, a MAX485 UART-to-RS-485 driver, and a 15kV RS-485 transceiver. The USB port provides power (VCC, GND) and data lines (D+, D-). The MAX3232CPE converts these to UART signals (TX, RX). The MAX485 driver then converts the UART signals to RS-485 signals (A, B). The 15kV RS-485 transceiver provides isolation and level shifting for the RS-485 bus. The RS-485 bus is connected to a 15kV RS-485 transceiver IC (RS-485).


Pin	Symbol	Function
1	VCC	Power
2	GND	Ground
3	TX	Transmit
4	RX	Receive
5	NC	No connection
6	NC	No connection
7	NC	No connection
8	NC	No connection
9	NC	No connection
10	NC	No connection
11	NC	No connection
12	NC	No connection
13	NC	No connection
14	NC	No connection
15	NC	No connection
16	NC	No connection
17	NC	No connection
18	NC	No connection
19	NC	No connection
20	NC	No connection
21	NC	No connection
22	NC	No connection
23	NC	No connection
24	NC	No connection
25	NC	No connection
26	NC	No connection
27	NC	No connection
28	NC	No connection
29	NC	No connection
30	NC	No connection
31	NC	No connection
32	NC	No connection
33	NC	No connection
34	NC	No connection
35	NC	No connection
36	NC	No connection
37	NC	No connection
38	NC	No connection
39	NC	No connection
40	NC	No connection
41	NC	No connection
42	NC	No connection
43	NC	No connection
44	NC	No connection
45	NC	No connection
46	NC	No connection
47	NC	No connection
48	NC	No connection
49	NC	No connection
50	NC	No connection
51	NC	No connection
52	NC	No connection
53	NC	No connection
54	NC	No connection
55	NC	No connection
56	NC	No connection
57	NC	No connection
58	NC	No connection
59	NC	No connection
60	NC	No connection
61	NC	No connection
62	NC	No connection
63	NC	No connection
64	NC	No connection
65	NC	No connection
66	NC	No connection
67	NC	No connection
68	NC	No connection
69	NC	No connection
70	NC	No connection
71	NC	No connection
72	NC	No connection
73	NC	No connection
74	NC	No connection
75	NC	No connection
76	NC	No connection
77	NC	No connection
78	NC	No connection
79	NC	No connection
80	NC	No connection
81	NC	No connection
82	NC	No connection
83	NC	No connection
84	NC	No connection
85	NC	No connection
86	NC	No connection
87	NC	No connection
88	NC	No connection
89	NC	No connection
90	NC	No connection
91	NC	No connection
92	NC	No connection
93	NC	No connection
94	NC	No connection
95	NC	No connection
96	NC	No connection
97	NC	No connection
98	NC	No connection
99	NC	No connection
100	NC	No connection

Voltage And Temp Sensing







Gigabit LAN RTL8111E-VC Co-lay RTL8111GN

RTL8111E-VC is pin to pin compatible with RTL8111GN.
The two chips can change each other without any component change.




removed ALC662VC co-lay schematic on 0D





EMC Request

Front Audio Jack




AUDIO CODE REGULATORS


Trace Width 30mils




AUDIO PANEL




MONO Amplifier




Audio DE-POP




Asset ID




TCM Header



TPM








TPM disable circuit




PCH_GPIO23	HIGH	LOW
TPM	ENABLE	DISABLE


[illegible]



 MSI <i>Link to the Future</i>				MICRO-START INTL CO.,LTD.			
Title							
XDP/USB Power Discharge							
Size		Document Number				Rev	
		IH110M				1.0	
Date		Tuesday, July 07, 2015		Sheet		26 of 43	

+1V0_PCH




 MICRO-START INT'L CO.,LTD.		
Title		
PCH Core Power		
Size	Document Number	Rev
	IH110M	1.0
Date:	Thursday, July 09, 2015	Sheet 27 of 43

DDR4

$$V_{out} = 0.8 \left[\frac{(R1+R2)}{R2} \right]$$

$$= 0.8 \left[\frac{(1K+2K)}{2K} \right]$$

$$= 1.2V$$





VPP_2.5V

$$V_{out} = 0.6 \left[\frac{(R1+R2)}{R2} \right]$$


$$= 0.6 \left[\frac{(10K+3.16K)}{3.16K} \right]$$

$$= 2.5V$$




DDR4 Termination Power

0.6V - 1.1A - 0.825W




DDR4 I/O power decoupling caps.




Driver
DC_IN stuff I33-811510C-O05
PSU stuff I33-811610C-O05

0.55V~1.5V output range
95W Iccmax=79A




```
Driver
DC_IN stuff I33-811510C-005
PSU stuff I33-811610C-005
```


0.55V~1.5V output range
95W Iccmax=51A




VCCSA



VCCIO








$V_0 = 5V$
 $V_{in} = 19V$
 $FS = 350mV$
 $OCV = 150\% - 200\%$
 $I_{out} = 18A$
 $V_{in_rms} = 8A$
 $MLCC ripple current = 11.3A$
 $LIR = 30\%$
 $CH_CAP = 24\mu F$
 $CH_CAP_ESR = 470uF$
 $CH_CAP_ESR = 18m\Omega$

MOSFET
 1. DSD4101N03-Q05
 2. DSD4101N03-Q05
 3. DSD4101N03-Q05
 4. DSD4101N03-Q05
 5. DSD4101N03-Q05

DC IN
 19V/18A
 Power Supply
 VCC3: 18A
 OCP: 24A





VCC3&VCC5 Power Output Connector







MOS-0440821-005
 Special for Samsung

I_{lim} = 7.4A
 I_{lim} = 8.9A


$V_0 = 3.3V$
 $V_{in} = 19V$
 $FS = 350mV$
 $OCV = 150\% - 200\%$
 $I_{out} = 18A$
 $V_{in_rms} = 8A$
 $MLCC ripple current = 11.3A$
 $LIR = 30\%$
 $CH_CAP = 24\mu F$
 $CH_CAP_ESR = 470uF$
 $CH_CAP_ESR = 18m\Omega$




Manual Parts



Simulation




For EMI For Moat CAP




Optics Orientation Holes

Optical Fiducial Marks-120





Mounting Holes









[illegible]


source	destination	G3	DEEP S5	S0
board	PCB	VBAT		
board	PCB	HTCREF#		
PS0	board	+5VSB_D0W		
board	PCB	+3VSB_D0W		
board	PCB	PCB_E0W0K		
PCB	SIO	PCB_B0SWAN#		
SIO	PCB	PCB_B0SWAN#		
PCB	SIO	SLP_B0SE		
board	board	+5V_B5		
board	PCB	+3V3_B5		
board	PCB	+1V0_PCH		
SIO	PCB	R0MD0T#		

[illegible]










Symbol	Typ.	Description
t ₁	20ms	The rising edge of IO_3VSB to rising edge of DPWORK




11.12 RSMRST# and ACPI Power Control Signal Timings

Symbol	Parameter	Typ.	Unit
t ₁	RSMRST# de-asserts delay from SYS_3VSB=3V	75	msec



	5	4	3	2	1
D					
C					
B					
A					

 MICRO-START INT'L CO.,LTD.		
Title Error/Interrupt Diagram		
Size	Document Number IH110M	Rev 1.0
Date: Tuesday, July 07, 2015	Sheet 42 of 43	

0.1 to 0.2 change list	0.2 to 0.2-1 change list	0.2-1 to 0.3 change list	0.3 to 0.4 change list	0.4 to 0.5 change list
Page6: Reserve +VCCIF circuit Page9: R190 change to 100K Page9: Add SW disable ME Page9: Update PCI_PMRCK circuit Page9: PCI_SPI_MOSI/PCI_SPI_MISO add pull high Page11: Remove CIA_CMOS1 Page11: SPI0_203 add pull down Page11: SPI power change to +3V3_85 Page12: SPI power change to +3V3_85 Page19: Update USB power circuit Page19: Change kernel debug detect pin Page21: Update VBA power circuit Page22: SIO change to ITS862SE Page22: Update PCI_SYSTEMRST circuit Page22: U73 change to 134-3956DC-862 Page24: Update AUDIO power circuit Page24: Update AUDIO power circuit Page24: MEMO IC change to T11-2823BD-005 Page25: TSM power change to +3V3_85 Page27: Update +1V0_PCH enable circuit Page27: +1V0_PCH IC change to I32-1589LC-005 Page28: Update HWT name Page28: C3 change to 13C-1727PCC-033 Page28: Update +V9B_ZVS/+VVC_DDR_EN circuit Page29: Update VM_EN circuit Page32: Update +VCCIO enable circuit Page34: GND name fail Page34: Update +VCCS/+VCC3V3 sequence Page35: Update ATX_PMRCK circuit Page35: Reserve dual power LED circuit Page35: Add Power on/down sequencing circuit	Page3-7: CPU PCB Footprint change to XIF_SOCKET151_T_7963 Page6: Remove EC57/68 Page9: Change some single resistor to RES ARRAY Page11: Change some single resistor to RES ARRAY Page14: PCIB078 GPIO change Page14: Change some single resistor to RES ARRAY Page18: Update STG_FAN name Page19: D11/D12/D13/D14/G20/G22/G23 change to D00-G20G529-A68 Page20: D25 change to D00-G20G529-A68 Page22: SIO CLRIN reserve Page22: D21 change to D00-G20G529-A68 Page22: SIO_PMRCK pull high power change to +3V3_85 Page22: Change some single resistor to RES ARRAY Page25: TCM change GPIO Page26: R556 change to 100ohm Page26: Rear IO USB power update circuit Page26: Update USB discharge circuit Page27: R831 change to 16K,R562 change to 4.02K Page28: C461 change to 22p Page28: R601 change to 18K,C461 change to 470p Page31: C612/G09/G08 change to 47uf Page33: C639 change to 100p Page34: R556 change to C71-5610411-W07 Page34: Update +3V3_85 circuit Page34: PMR2 change to R93-04M0R21-R06 Page35: C816 change to 10u Page35: ATX POWER change to H93-10M0251-R06	Page3-7: CPU PCB Footprint change to XIF_SOCKET151_T_7963.1 Page4: R1043/C861 remove to close CPU Page4: C9 change to 33pf Page8: C108 change to 82pf Page9: C227/C236 change to 10u Page9: add C861 39pf Page9: R81 stuff 150K Page9: add R972 33ohm Page9: C881 BOM remove Page9: C108 change to 22PF Page9: RES ARRAY change to single resistor Page11: R39 change to 0ohm Page11: RES ARRAY change to single resistor Page11: add 4M R0M, remove Lenovo SPI debug head Page14: add R154 Page14: add R155 Page17: R185 change to 33ohm Page17: stuff D15/D18/C779/C778/ C797/C780 Page17/204 U8/U18/U19/U20/U21/U22 change to D0G-05A0300-I14 Page19: reserve D89 Page19: U51/U52 EN circuit update Page19: stuff D15/D18/C779/C778/ C797/C780 Page20: stuff D23/D18/U19/U20/U21/U22 Page21: C743 unstuff C744 stuff Page22: stuff C300 Page22: Q318R133 BOM reserve Page22: R1033 change to 0603 size Page22: C878 change to 1u,C734 change to 22uf Page22: Follow Lenovo request change R1033 to 120ohm Page22: stuff R395, C176 change to 100pf, R374 change to 24ohm Page23: C132 change to 15pf Page24: C703 change to 100pf Page24: R465 change to 30ohm , C374 stuff 10pf Page25: add R1049 Page25: add R972 Page25: C410 change to 56pf Page25: C410 change to 56pf Page25: Follow power team request change R831 to 14.7K Page28: C461 change to 100pf Page28: +VCC_DDR add some caps Page29: BOM remove C189 Page29: VM8 EN circuit update Page29: Update MEMO Amplifier circuit Page29: add R1048, C786 change to 47pf Page31: BOM remove C189 Page32: VCCIO_R0B/VCCIOA_EN circuit update Page33: C461 change to 100pf Page34: PMR2 Update library and add note Page35: reserve C684 Page35: Power down sequence circuit update	Page6: Add R1070 Page6: C911 change to 0.22F Page9: C786 change to 100PF , add C915, C881 change to 150PF Page11: C47/C48 change to 33pf Page14: R154/R164/R165 change to 33K Page19: Add D20, U762, D31 Page19: U16 stuff,U76 un-stuff Page19: BOM remove U27/U57/U68/U16/U17/U61/U69/U70/U37/U57 Page22: Reserve C922/C923 Page22: Reserve R464/R1073 Page22: R1049/R1050/R176 change to 330, add R1069/ R551, C154 change to 47PF, C137 remove close SIO PIN68 Page23: BOM remove Q40/Q41 Page23: Reserve R71/R76/R405 Page24: BOM remove U24/U71 Page24: Remove X2P port Page24: Add R1072/ reserve C125 Page26: Update X2P port footprint Page26: C473 BOM remove Page28: C849 change to 0.10 Page29: C516 change to 330pf Page29: R674 change to 4.87K, R651/R656/R657/R675/R678 size change to 0402 Page32: R330 change to 33K Page34: R362 change to 15K Page34: Add R1071, reserve C921 Page34: Reserve C917/C918/C919/C920 Page34: Remove reserve +3V3_DSM circuit Page34: C866 stuff , R361 change to 14.7K Page34: BOM stuff C684/C692/C686/C687/C695/C696/C688/C770 Page35: C880 stuff Page35: C893 BOM remove Page35: C893 change to 330pf	Page8: R580/R591 change to 240Q Page19: F_USB2 PIN82 connect to GND Page26: U50 change to WCT31038 Page28: Add R1074/R1075/R1076/R1077/R1078/R1079/G159 Page28: Reserve C924,C926 change to 1000pf,R231 un-stuff Page30: C142 change to 100pf/C143 change to 82pf 0.5 to 1.0 change list Page9: ME_D18 3PIN change to 2PIN, reserve R1080 Page12: Add C925/C926, reserve C927 Page16: BOM add R24 Page27: BOM remove C751

NOTE: Detailed information refer to document

